beautypg.com

Cirrus Logic CS44600 User Manual

Page 46

background image

46

DS63

3F1

CS44600

21h

Chnl A3 Comp.
Filter - Fine Adj

RESERVED

RESERVED

CHA3_FINE5

CHA3_FINE4

CHA3_FINE3

CHA3_FINE2

CHA3_FINE1

CHA3_FINE0

page 61

default

0

0

0

0

0

0

0

0

22h

Chnl B3 Comp.
Filter - Coarse Adj

RESERVED

RESERVED

CHB3_CORS5

CHB3_CORS4

CHB3_CORS3

CHB3_CORS2

CHB3_CORS1

CHB3_CORS0

page 60

default

0

0

0

0

0

0

0

0

23h

Chnl B3 Comp.
Filter - Fine Adj

RESERVED

RESERVED

CHB3_FINE5

CHB3_FINE4

CHB3_FINE3

CHB3_FINE2

CHB3_FINE1

CHB3_FINE0

page 61

default

0

0

0

0

0

0

0

0

24h

Reserved

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

default

0

0

0

0

0

0

0

0

25h

Reserved

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

default

0

0

0

0

0

0

0

0

26h

Reserved

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

default

0

0

0

0

0

0

0

0

27h

Reserved

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

default

0

0

0

0

0

0

0

0

28h

Interrupt Mode
Control

INT1

INT0

RESERVED

RESERVED

RESERVED

RESERVED

RESERVED

OVFL_L/E

page 61

default

0

0

0

0

0

0

0

0

29h

Interrupt Mask

M_SRC_UNLOCK

M_SRC_LOCK

M_RMPUP_DONE

M_RMPDN_DONE

M_MUTE_DONE

M_OVFL_INT

RESERVED

RESERVED

page 62

default

0

0

0

0

0

0

0

0

2Ah

Interrupt Status

SRC_UNLOCK

SRC_LOCK

RMPUP_DONE

RMPDN_DONE

MUTE_DONE

OVFL_INT

GPIO_INT

RESERVED

page 62

default

0

0

0

0

0

0

0

0

2Bh

Chnl Over Flow Sta-
tus

RESERVED

RESERVED

CHB3_OVFL

CHA3_OVFL

CHB2_OVFL

CHA2_OVFL

CHB1_OVFL

CHA1_OVFL

page 64

default

0

0

0

0

0

0

0

0

2Ch

GPIO Pin I/O

RESERVED

GPIO6_I/O

GPIO5_I/O

GPIO4_I/O

GPIO3_I/O

GPIO2_I/O

GPIO1_I/O

GPIO0_I/O

page 64

default

0

0

0

0

0

0

0

0

2Dh

GPIO Pin Polar-
ity/Type

RESERVED

GPIO6_P/T

GPIO5_P/T

GPIO4_P/T

GPIO3_P/T

GPIO2_P/T

GPIO1_P/T

GPIO0_P/T

ppage 64

default

0

1

1

1

1

1

1

1

2Eh

GPIO Pin Level/Edge
trigger

RESERVED

GPIO6_L/E

GPIO5_L/E

GPIO4_L/E

GPIO3_L/E

GPIO2_L/E

GPIO1_L/E

GPIO0_L/E

page 65

default

0

0

0

0

0

0

0

0

2Fh

GPIO Pin Status

RESERVED

GPIO6_STATUS

GPIO5_STATUS

GPIO4_STATUS

GPIO3_STATUS

GPIO2_STATUS

GPIO1_STATUS

GPIO0_STATUS

page 65

default

X

X

X

X

X

X

X

X

30h

GPIO Interrupt Mask

RESERVED

RESERVED

RESERVED

RESERVED

M_GPIO3

M_GPIO2

M_GPIO1

M_GPIO0

page 66

default

0

0

0

0

0

0

0

0

31h

PWM Config

OSRATE

RESERVED

RESERVED

A1/B1_OUT_CNFG A2/B2_OUT_CNFG

A3_OUT_CNFG

B3_OUT_CNFG

RESERVED

page 66

default

0

0

0

0

0

0

0

0

Addr

Function

7

6

5

4

3

2

1

0