beautypg.com

Figure 11. serial audio format 3, Figure 12. optional input buffer, Figure 13. single-ended input application – Cirrus Logic CS4221 User Manual

Page 26: 12 fo, Re 12

background image

CS4220 CS4221

26

DS284PP3

Figure 11. Serial Audio Format 3

Master

Slave

Right-justified, 20-bit data
XTI = 256, 384, 512 Fs (CS4223 - 256 Fs only)
LRCK = 4 to 50 kHz
SCLK = 64 Fs

Right-justified, 20-bit data
XTI = 256, 384, 512 Fs
LRCK = 4 to 50 kHz
SCLK = 64 Fs

LRCK

SCLK

Left Channel

Right Channel

SDATA

6

5

4

3

2

1

0

9

8

7

15 14 13 12 11 10

1

0

6

5

4

3

2

1

0

9

8

7

15 14 13 12 11 10

17 16

17 16

32 clocks

19 18

19 18

Figure 12. Optional Input Buffer

Input

10 µF

+

150

Ω

2.2 nF

4.7 µF +

0.1 µF

AINR-

AINR+

CS4223/4

Figure 13. Single-ended Input Application

This manual is related to the following products:
See also other documents in the category Cirrus Logic Hardware: