Chapter 3 – Asus P8Z77-V PRO/THUNDERBOLT User Manual
Page 88

3-12
Chapter 3: BIOS setup
Chapter 3
DRAM READ to PRE Time [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [15 DRAM Clock]
DRAM FOUR ACT WIN Time [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [63 DRAM Clock]
DRAM WRITE to READ Delay [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [15 DRAM Clock]
DRAM CKE Minimum pulse width [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [15 DRAM Clock]
DRAM WRITE Latency [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [15 DRAM Clock]
DRAM RTL (CHA) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [63 DRAM Clock]
DRAM RTL (CHB) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [63 DRAM Clock]
DRAM IO-L (CHA) [Auto]
Configuration options: [Auto] [Delay 1 Clock] – [Delay 15 Clock]
DRAM IO-L (CHB) [Auto]
Configuration options: [Auto] [Delay 1 Clock] – [Delay 15 Clock]
Third Timings
tRRDR (DD) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tRWDR (DD) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tRWSR [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tRR (DD) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tRR (DR) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tRRSR [Auto]
Configuration options: [Auto] [4 DRAM Clock] – [7 DRAM Clock]
tWW (DD) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tWW (DR) [Auto]
Configuration options: [Auto] [1 DRAM Clock] – [8 DRAM Clock]
tWWSR [Auto]
Configuration options: [Auto] [4 DRAM Clock] – [7 DRAM Clock]