Timing diagrams – Rainbow Electronics ADC12L038 User Manual

Page 19

Text mode
Original mode

Timing Diagrams

(Continued)

ADC12L038 Hardware Power Up Down

TL H 11830 – 32

Note

Hardware power up down may occur at any time If PD is high while a conversion is in progress that conversion will be corrupted and erroneous data will be

stored in the output shift register

ADC12L038 Configuration Modification

Example of a Status Read

TL H 11830 – 33

Note

In order for all 9 bits of status information to be accessible the last conversion programmed before Cycle N needs to have a resolution of 8 bits plus sign
12 bits 12 bits plus sign or greater