Silicon Laboratories SI5375 User Manual
Silicon Laboratories Clock
Rev. 1.2 6/13
Copyright © 2013 by Silicon Laboratories
Si53xx-RM
A
N Y
- F
R E Q U E N C Y
P
R E C I S I O N
C
L O C K S
S i 5 3 1 6 , S i 5 3 1 9 , S i 5 3 2 2 , S i 5 3 2 3 , S i 5 3 2 4 , S i 5 3 2 5 ,
S i 5 3 2 6 , S i 5 3 2 7 , S i 5 3 2 8 , S i 5 3 6 5 , S i 5 3 6 6 , S i 5 3 6 7 ,
S i 5 3 6 8 , S i 5 3 6 9 , S i 5 37 4 , S i 5 3 7 5 , S i 5 3 7 6
F
A M I L Y
R
E F E R E N C E
M
A N U A L
This manual is related to the following products:
Table of contents
Document Outline
- 1. Any-Frequency Precision Clock Product Family Overview
- 2. Wideband Devices
- 3. Any-Frequency Clock Family Members
- 4. DSPLL (All Devices)
- 5. Pin Control Parts (Si5316, Si5322, Si5323, Si5365, Si5366)
- 5.1. Clock Multiplication (Si5316, Si5322, Si5323, Si5365, Si5366)
- 5.1.1. Clock Multiplication (Si5316)
- 5.1.2. Clock Multiplication (Si5322, Si5323, Si5365, Si5366)
- 5.1.3. CKOUT3 and CKOUT4 (Si5365 and Si5366)
- 5.1.4. Loop bandwidth (Si5316, Si5322, Si5323, Si5365, Si5366)
- 5.1.5. Jitter Tolerance (Si5316, Si5323, Si5366)
- 5.1.6. Narrowband Performance (Si5316, Si5323, Si5366)
- 5.1.7. Input-to-Output Skew (Si5316, Si5323, Si5366)
- 5.1.8. Wideband Performance (Si5322 and Si5365)
- 5.1.9. Lock Detect (Si5322 and Si5365)
- 5.1.10. Input-to-Output Skew (Si5322 and Si5365)
- 5.2. PLL Self-Calibration
- 5.3. Pin Control Input Clock Control
- 5.4. Digital Hold/VCO Freeze
- 5.5. Frame Synchronization (Si5366)
- 5.6. Output Phase Adjust (Si5323, Si5366)
- 5.7. Output Clock Drivers
- 5.8. PLL Bypass Mode
- 5.9. Alarms
- 5.10. Device Reset
- 5.11. DSPLLsim Configuration Software
- 5.1. Clock Multiplication (Si5316, Si5322, Si5323, Si5365, Si5366)
- 6. Microprocessor Controlled Parts (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.1. Clock Multiplication
- 6.1.1. Jitter Tolerance (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.1.2. Wideband Parts (Si5325, Si5367)
- 6.1.3. Narrowband Parts (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.1.4. Loop Bandwidth (Si5319, Si5326, Si5368, Si5375, and Si5376)
- 6.1.5. Lock Detect (Si5319, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.2. PLL Self-Calibration
- 6.2.1. Initiating Internal Self-Calibration
- 6.2.2. Input Clock Stability during Internal Self-Calibration
- 6.2.3. Self-Calibration Caused by Changes in Input Frequency
- 6.2.4. Narrowband Input-to-Output Skew (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.2.5. Clock Output Behavior Before and During ICAL (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.3. Input Clock Configurations (Si5367 and Si5368)
- 6.4. Input Clock Control
- 6.4.1. Manual Clock Selection (Si5324, Si5325, Si5326, Si5328, Si5367, Si5368, Si5369, Si5374, and Si5376)
- 6.4.2. Automatic Clock Selection (Si5324, Si5325, Si5326, Si5328, Si5367, Si5368, Si5369, Si5374, and Si5376)
- 6.4.3. Hitless Switching with Phase Build-Out (Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, and Si5376)
- 6.5. Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376 Free Run Mode
- 6.6. Digital Hold
- 6.6.1. Narrowband Digital Hold (Si5316, Si5324, Si5326, Si5328, Si5368, Si5369, Si5374, Si5376)
- 6.6.2. History Settings for Low Bandwidth Devices (Si5324, Si5327, Si5328, Si5369, Si5374)
- 6.6.3. Recovery from Digital Hold (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, and Si5376)
- 6.6.4. VCO Freeze (Si5319, Si5325, Si5367, Si5375)
- 6.6.5. Digital Hold versus VCO Freeze
- 6.7. Output Phase Adjust (Si5326, Si5368)
- 6.7.1. Coarse Skew Control (Si5326, Si5368)
- 6.7.2. Fine Skew Control (Si5326, Si5368)
- 6.7.3. Independent Skew (Si5324, Si5326, Si5328, Si5368, Si5369, Si5374, and Si5376)
- 6.7.4. Output-to-output Skew (Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, and Si5376)
- 6.7.5. Input-to-Output Skew (All Devices)
- 6.8. Frame Synchronization Realignment (Si5368 and CK_CONFIG_REG = 1)
- 6.9. Output Clock Drivers (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, Si5376)
- 6.10. PLL Bypass Mode (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.11. Alarms (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.11.1. Loss-of-Signal Alarms (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.11.2. FOS Algorithm (Si5324, Si5325, Si5326, Si5328, Si5368, Si5369, Si5374, and Si5376)
- 6.11.3. C1B, C2B (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5374, Si5375, and Si5376)
- 6.11.4. LOS (Si5319, Si5375)
- 6.11.5. C1B, C2B, C3B, ALRMOUT (Si5367, Si5368, Si5369 [CK_CONFIG_REG = 0])
- 6.11.6. C1B, C2B, C3B, ALRMOUT (Si5368 [CK_CONFIG_REG = 1])
- 6.11.7. LOS Algorithm for Reference Clock Input (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.11.8. LOL (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 6.11.9. Device Interrupts
- 6.12. Device Reset
- 6.13. I2C Serial Microprocessor Interface
- 6.14. Serial Microprocessor Interface (SPI)
- 6.15. Register Descriptions
- 6.16. DSPLLsim Configuration Software
- 6.1. Clock Multiplication
- 7. High-Speed I/O
- 7.1. Input Clock Buffers
- 7.2. Output Clock Drivers
- 7.3. Typical Scope Shots for SFOUT Options
- 7.4. Crystal/Reference Clock Interfaces (Si5316, Si5319, Si5323, Si5324, Si5326, Si5327, Si5328, Si5366, Si5368, Si5369, Si5374, Si5375, and Si5376)
- 7.5. Three-Level (3L) Input Pins (No External Resistors)
- 7.6. Three-Level (3L) Input Pins (With External Resistors)
- 8. Power Supply
- 9. Packages and Ordering Guide
- Appendix A—Narrowband References
- Appendix B—Frequency Plans and Typical Jitter Performance (Si5316, Si5319, Si5323, Si5324, Si5326, Si5327, Si5366, Si5368, Si5369, Si5374, Si5375, and Si5376)
- Appendix C—Typical Phase Noise Plots
- Appendix D—Alarm Structure
- Appendix E—Internal Pullup, Pulldown by Pin
- Appendix F—Typical Performance: Bypass Mode, PSRR, Crosstalk, Output Format Jitter
- Appendix G—Near Integer Ratios
- Appendix H—Jitter Attenuation and Loop BW
- Appendix I—Response to a Frequency Step Function
- Appendix J—Si5374, Si5375, Si5376 PCB Layout Recommendations
- Appendix K—Si5374, Si5375, and Si5376 Crosstalk
- Appendix L—Jitter Transfer and Peaking
- Document Change List
- Contact Information