beautypg.com

2 power supply monitor, 3 power supply filtering and fusing, 13 clock distribution – Artesyn MVME7100 Single Board Computer Installation and Use (June 2014) User Manual

Page 81: 1 system clock, Table 4-1, Clock frequencies, Functional description

background image

Functional Description

MVME7100 Single Board Computer Installation and Use (6806800E08D)

81

4.12.2 Power Supply Monitor

Logic is provided on-board to monitor the PGOOD signal from the LTC3828 and LTC3416
regulators to determine if the power supply outputs are within tolerance. If any of the power
supplies fail, this logic shuts off the power supplies to avoid any component damage. If the +5.0
V power supply is still good during a fail condition, a planar red LED (PWR FAIL D9) is illuminated
to indicate the power supply fail condition.

4.12.3 Power Supply Filtering and Fusing

Each of the switching power supply inputs on the MVME7100 will have an inductor to reduce
switching noise from being fed back onto the +5.0 V input. The LTC3828 supplies will each have
a 10 A fuse to protect the supplies from over-current in case of component failure.

4.13 Clock Distribution

The clock function generates and distributes all of the clocks required for system operation.
The PCI-E clocks are generated using an eight output differential clock driver. The PCI/PCI-X bus
clocks are generated by the bridge chips from the PCI-E clock. Additional clocks required by
individual devices are generated near the devices using individual oscillators. For clock
assignments, refer to the MVME7100 Single Board Computer Programmer’s Reference manual.

4.13.1 System Clock

The system clock is driven by an oscillator. The following table defines the clock frequencies for
various configurations.

Table 4-1 Clock Frequencies

SYSCLK

Core

MPX (Platform)

DDR2

66.67 MHz

1.3 GHz

533 MHz

266 MHz

66.67 MHz

1.067 GHz

533 MHz

266 MHz