beautypg.com

5 data flow – IEI Integration NOVA-945GSE v2.01 User Manual

Page 20

background image

NOVA-945GSE 5.25” SBC

Page 18

1.5 Data Flow

5

Figure 1-6 shows the data flow between the two on-board chipsets and other components

installed on the motherboard and described in the following sections of this chapter.

Figure 1-6: Data Flow Block Diagram