Asus M2N 1394 - Manual (Page 64)

-4 Chapter : BIOS setup
Select Screen
Select Item
+-
Change Option
F1 General Help
F10 Save and Exit
ESC Exit
v02.58 (C)Copyright 1985-2005, American Megatrends, Inc.
BIOS SETUP UTILITY
Advanced
ECC Configuration
ECC Configuration
DRAM ECC Enable [Enabled]
4-Bit ECC Mode [Disabled]
DRAM SCRUB REDIRECT [Disabled]
DRAM BG Scrub [Disabled]
L2 Cache BG Scrub [Disabled]
Data Cache BG Scrub [Disabled]
DRAM ECC allows
hardware to report
and correct memory
errors automatically,
maintaining system
integrity.
DRAM ECC Enable [Enabled]
Allows you to enable or disable DRAM ECC, which allows the hardware to
report and correct memory errors automatically to maintain system integrity.
Configuration options: [Disabled] [Enabled]
4-Bit ECC Mode (ECC Chip Kill) [Disabled]
Allows you to enable or disable ECC chip kill.
Configuration options: [Disabled] [Enabled]
DRAM SCRUB REDIRECT [Disabled]
Allows you to enable or disable DRAM scrub redirect, which allows the system to correct DRAM
ECC errors immediately when they occur, even if background scrubbing is on. Configuration
options: [Disabled] [Enabled]
DRAM BG Scrub [Disabled]
Allows DRAM scrubbing to correct memory errors so later reads are correct. Doing this while
memory is not being used improves performance. Configuration options: [Disabled] [40ns] [80ns]
[160ns] [30ns] [640ns] [1.8us] [.56us] [5.1us] [10.us] [0.5 us] [41.0us] [81.9us] [163.8us]
[37.7us] [655.4us] [1.31ms] [.6ms] [5.4ms] [10.49ms] [0.97ms] [4.00ms] [84.00ms]
L Cache BG Scrub [Disabled]
Allows the L2 Data Cache RAM to be corrected while idle. Configuration
options: [Disabled] [40ns] [80ns] [160ns] [30ns] [640ns] [1.8us] [.56us]
[5.1us] [10.us] [0.5 us] [41.0us] [81.9us] [163.8us] [37.7us] [655.4us]
[1.31ms] [.6ms] [5.4ms] [10.49ms] [0.97ms] [4.00ms] [84.00ms]
Data Cache BG Scrub [Disabled]
Allows the L1 Data Cache RAM to be corrected while idle. Configuration
options: [Disabled] [40ns] [80ns] [160ns] [30ns] [640ns] [1.8us] [.56us]
[5.1us] [10.us] [0.5 us] [41.0us] [81.9us] [163.8us] [37.7us] [655.4us]
[1.31ms] [.6ms] [5.4ms] [10.49ms] [0.97ms] [4.00ms] [84.00ms]
Power Down Control [Auto]
Allows DIMMs to enter power down mode by deasserting the clock enable signal
when DIMMs are not in use.
Configuration options: [Auto] [Disabled]