beautypg.com

National Instruments 6508 PCI-DIO-96 User Manual

Page 92

background image

Index

© National Instruments Corporation

I -7

PCI-DIO-96 User Manual

using other software instead, 1-4

registers

82C53 Register Group

address map (table), 5-3
control word format (figure), 5-6
Interrupt Clear Register, 5-10
Interrupt Control Register 1, 5-7 to

5-8

Interrupt Control Register 2, 5-9

82C55A Register Group

address map (table), 5-2
control word formats (figure), 5-4
description, 5-3 to 5-5
Port C set/reset control words (table),

5-5

address map (table), 5-2 to 5-3
correlation between mode and

handshaking terminology (table), 3-5 to
3-6

overview, 5-1

reset feature, 6-8

S

signal connections

digital I/O signal connections, 3-6 to 3-7

block diagram, 3-7

I/O connector

cable assembly connector pinouts

(figure)

pins 1 through 50, 3-2
pins 51 through 100, 3-3

digital I/O connector pin assignments

(figure), 3-2 to 3-3

exceeding maximum ratings

(warning), 3-1

signal connection descriptions

(table), 3-4 to 3-5

Port C pin assignments, 3-5 to 3-6
power connections, 3-8
timing specifications, 3-8 to 3-12

Mode 1 input timing, 3-10
Mode 1 output timing, 3-11
Mode 2 bidirectional timing, 3-12
signal names used in timing diagrams

(table), 3-8 to 3-9

simple accesses using Get_DAQ_device_Info,

6-5

single bit set/reset feature, 6-8
software installation, 2-1
software programming choices, 1-2 to 1-4

ComponentWorks, 1-2
LabVIEW application software, 1-2
LabWindows/CVI, 1-3
NI-DAQ driver software, 1-3 to 1-4
register-level programming, 1-4

specifications

bus interface, A-2
digital I/O, A-1 to A-2
environment, A-2
physical, A-2
power requirement, A-2

STB* signal

description (table), 3-8
Mode 1 input timing (figure), 3-10
Mode 2 bidirectional timing (figure), 3-12

T

technical support, D-1 to D-2
theory of operation

82C53 Programmable Interval Timer, 4-3
82C55A Programmable peripheral

Interface, 4-3

interrupt control circuitry, 4-3

block diagram, 4-4

PCI interface circuitry, 4-2
PCI-DIO-96 block diagram, 4-2

timing specifications, 3-8 to 3-12

Mode 1 input timing, 3-10
Mode 1 output timing, 3-11
Mode 2 bidirectional timing, 3-12