beautypg.com

Chapter2 fec external signals, 1 signal descriptions, Table21 . fec signal descriptions – Freescale Semiconductor POWERPC MPC860T User Manual

Page 17: Chapter 2, Fec external signals, Signal descriptions -1, Fec signal descriptions -1, Chapter 2 fec external signals

background image

MOTOROLA

Chapter 2. FEC External Signals

2-1

PRELIMINARYÑSUBJECT TO CHANGE WITHOUT NOTICE

Chapter 2
FEC External Signals

20

20

This chapter contains brief descriptions of the MPC860T FEC input and output signals in
their functional groups.

2.1 Signal Descriptions

The MPC860T system bus signals consist of all the lines that interface with the external
bus. Many of these lines perform different functions, depending on how the user assigns
them. The input and output signals, shown in Table 2-1, are identiÞed by their abbreviated
names.

Table 2-1. FEC Signal Descriptions

Name

Pin

Number

Description

IRQ7
MII_TX_CLK

W15

Interrupt request 7ÑThis input is one of the eight external lines that can request (by means
of the internal Interrupt Controller) a service routine from the core. See description of
MII_TXCLK for information about masking IRQ7.

MII transmit clockÑInput clock that provides the timing reference for TX_EN, TXD, and
TX_ER. Note that MII_TXCLK becomes active as soon as the ETHER_EN bit in the Ethernet
control register (ECNTRL) is set. IRQ7 must be masked in the system interface unit (SIU).

PD[15]
L1TSYNCA
MII_RXD[3]

U17

General-purpose I/O port D bit 15ÑThis is bit 15 of the general-purpose I/O port D.

Transmit data sync signal for TDM channel A

MII receive data 3ÑInput signal RXD[3] represents bit 3 of the nibble of data to be
transferred from the PHY to the MAC when RX_DV is asserted.

PD[14]
L1RSYNCA
MII_RXD[2]

V19

General-purpose I/O port D bit 14ÑThis is bit 14 of the general-purpose I/O port D.

Input receive data sync signal to the TDM channel A

MII receive data 2ÑInput signal RXD[2] represents bit 2 of the nibble of data to be
transferred from the PHY to the MAC when RX_DV is asserted.

PD[13]
L1TSYNCB
MII_RXD[1]

V18

General-purpose I/O port D bit 13ÑThis is bit 13 of the general-purpose I/O port D.

Transmit data sync signal for TDM channel B

MII receive data 1ÑInput signal RXD[1] represents bit 1 of the nibble of data to be
transferred from the PHY to the MAC when RX_DV is asserted.

F

re

e

sc

a

le

S

e

m

ic

o

n

d

u

c

to

r,

I

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

n

c

.

..