2 signal connections & conditioning – Measurement Computing PCI-DIO48H/CTR15 User Manual
Page 8

The I/O connections can be brought out to easy-to-use screw terminals by purchasing
a CFF100-series cable and two CIO-MINI50 screw terminal boards. The 48 bits of
parallel digital I/O can be brought out to one of the CIO-MINI50s, and the
connections to the 15 counters would be brought out to the second.
As shown in Figure 3-2, the CFF100-xx cable has a 100-pin connector that fans out to
two, 50-pin cable legs.
3.2 SIGNAL CONNECTIONS & CONDITIONING
The 48 parallel digital I/O signals are buffered (high output drive) LSTTL. The
counter/timer signals are direct connections to the 82C54 chips and are CMOS TTL.
Refer to the Specification section for voltage and current ratings.
We offer a wide variety of digital signal conditioning products that provide an ideal
interface between high voltage or high current field signals and the
PCI-DIO48H/CTR15. If must control or monitor non-TTL level signals with your
board, please refer to our catalog or our web site for the following and other products.
CIO-ERB series, electromechanical relay output boards
CIO-SERB series, 10A electromechanical relay output boards
SSR-RACK series solid state I/O module racks
DR-Series, DIN rail mountable solid state I/O modules.
Figure 3-2. C100FF-xx Cable Fan-out
4
SIGNAL CONDITIONING OR
50-PIN SCREW TERMINAL BOARD
SIGNAL
CONDITIONING or
50-PIN SCREW
TERMINAL BOARD.
C100FF-xx
CABLE
BOARD’S
100-PIN I/O
CONNECTOR
I/O PINS 1 TO 50
I/O PINS 51 TO 100