Samsung LE32C650L1P - Manual (Page 109)

55
Italiano
05
Altr
e informazioni
Schema blocco
D
D
R
2
(6
4
M
B
)
D
D
R
2
(6
4
M
B
)
D
D
R
2
(6
4
M
B
)
D
D
R
2
(6
4
M
B
)
D
D
R
2
(6
4
M
B
)
D
D
R
2
-8
0
0
(3
2
M
B
X
1
6
)
TS
pa
ra
lle
l
ONENAN
D
(M
O
N
O
)
1
G
B
IC1101
•S
ca
le
r
•A
ud
io
D
SP
•C
PU
IC90
1
•
SD AF
E
•
SIF Decoder
•
16
5M
H
z
AD
C
•
VS
B
& QAM Decode
r
•
HDMI Decoder
S
U
B
M
IC
O
M
IR
/K
ey
DDR2
I/
F
H
ot
el
/W
al
l
IC
-U
A
R
T
D
EB
U
G
S
P
D
IF
Optica
l
UART
W
is
e
Li
n
k
(HDD)
U
S
B
2
.0
*
2
H
D
M
I
4
x1
S
W
TM
D
S
EM
A
C
_
P
H
Y
5
3
3
M
H
z
A
u
di
o
AM
P
S
P
K
V
A
L_
I2
S
TX
1
_
S
P
K
II
C
R
TL
8
2
0
1
Audi
o
S
/W
, A
/D
D
/A
*
2
, A
M
P
LV
D
S
SIF_I2S
VAL_SPDIF
S
D
V
ID
EO
H
D
V
ID
EO
In
te
rr
u
pt
Lo
ca
l B
U
S
YPbP
r
R
G
B
H
V
S
C
A
R
T1
L
R
DTV
C
V
B
S
OU
T
(SCART1/2
LR OUT
)
A
u
di
o
A
M
P
Woof
er
D
IF
ATV
C
V
B
S
OU
T
PCM_I2S_DATA
V
A
L_
I2
S
TX
1
_
M
O
N
IT
O
R
H
/P
FR
C
P
C
PC/DVI Audi
o
C
I
Tu
n
er
S
C
A
R
T2
L
R
Ex
t1
Ex
t2
AV
Componen
t
H
D
M
I
(4
ea
)
Servic
e
LA
N
6
4
M
B
C
V
B
S
S
C
A
R
T1
R
G
B
CVBS sw
it
ch
C
V
B
S
IN
TE
R
S
W
IT
C
H
DDR2-80
0
(3
2
M
B
X
1
6
)
D
D
R
2
(6
4
M
B
)
D
D
R
2
-1
0
6
6
(1
2
8
M
B
1
6
b
X
2
,
1
2
8
M
B
8
b
X
4
)
BN68-02558J-01Ita.indb 55 3/4/2010 8:27:03 PM