Aplex Technology ARCHMI-707 - Manual (Page 65)

63
3.5.1 South Bridge
TPT Devices
PCI Express Root Port 0
PCI Express Root Port 1
PCI Express Root Port 2
PCI Express Root Port 3
DMI Link ASPM Control
[Enable]
[Disabled]
PCI-Exp. High Priorit
[Disabled]
[Enabled]
High Precision Event Timer Configuration
High Precision Timer
[Enabled]
[Disabled]
SLP_S4 Assertion Widt
[1-2 Seconds]
[2-3 Seconds]
[3-4 Seconds]
[4-5 Seconds]
3.6 Boot Settings