Cdb5343 – Cirrus Logic CDB5343 User Manual
Page 2
2
DS687DB2
CDB5343
TABLE OF CONTENTS
4.1.1 MCLK Source .......................................................................................................................... 4
4.1.2 Sub-Clock Source ................................................................................................................... 4
4.1.3 Data Routing ........................................................................................................................... 5
5. POWER ................................................................................................................................................... 5
6. GROUNDING AND POWER SUPPLY DECOUPLING .......................................................................... 5
7. ANALOG INPUT ..................................................................................................................................... 5
8. CONNECTORS ....................................................................................................................................... 6
9. JUMPER AND SWITCH SETTINGS ...................................................................................................... 6
9.2.1 CS5343 ................................................................................................................................... 6
9.2.2 CS8406 ................................................................................................................................... 7
9.2.3 MCLK ...................................................................................................................................... 7
9.2.4 SCLK, LRCK ........................................................................................................................... 7
9.2.5 SPEED .................................................................................................................................... 7
9.2.6 MCLK/LRCK Ratio .................................................................................................................. 7
10. RESET .................................................................................................................................................. 8
11. EVALUATING THE CS5344 ................................................................................................................. 8
12. PERFORMANCE PLOTS ..................................................................................................................... 9
13. CDB PERFORMANCE CURVES ....................................................................................................... 12
13.1 Total Harmonic Distortion + Noise (THD+N) ............................................................................... 12
13.2 FFTlm .......................................................................................................................................... 13
14. CDB SCHEMATICS ........................................................................................................................... 14
15. CDB LAYOUT ..................................................................................................................................... 20
16. REVISION HISTORY .......................................................................................................................... 23