Asus Terminator P4 533 User Manual
Page 70
70
Chapter 4: BIOS information
4.4.1
Chip Configuration
SDRAM Configuration [By SPD]
This parameter allows you to set the optimal timings for items 2–5,
depending on the memory modules that you are using. The default setting
is [By SPD], which configures items 2–5 by reading the contents in the
SPD (Serial Presence Detect) device. The EEPROM on the memory
module stores critical information about the module, such as memory type,
size, speed, voltage interface, and module banks.
Configuration options: [User Defined] [By SPD]
NOTE
The SDRAM parameters (items 2~5) become configurable only when
you set the SDRAM Configuration to [User Defined].
SDRAM CAS Latency [2T]
This item controls the latency between the SDRAM read command and
the time the data actually becomes available.
SDRAM RAS to CAS Delay [3T]
This item controls the latency between the SDRAM active command and
the read/write command.
SDRAM RAS Precharge Time [3T]
This item controls the idle clocks after issuing a precharge command to
the SDRAM.
- CG8565 (410 pages)
- CG8565 (246 pages)
- CS5111 (26 pages)
- CS5120 (1 page)
- ET1611PUK (38 pages)
- S2-P8H61E (80 pages)
- P2-PH1 (80 pages)
- P1-P5945G (80 pages)
- P2-P5945GCX (90 pages)
- CG8270 (362 pages)
- CG8270 (218 pages)
- CG8270 (536 pages)
- CG8270 (72 pages)
- CG8270 (76 pages)
- CG8270 (534 pages)
- P3-P5G31 (100 pages)
- P3-PH4 (80 pages)
- P2-M2A690G (80 pages)
- P2-M2A690G (8 pages)
- P4-P5N9300 (82 pages)
- P4-P5N9300 (1 page)
- P1-P5945GC (92 pages)
- P2-P5945GC (92 pages)
- P3-P5G33 (98 pages)
- T3-P5945GC (80 pages)
- T3-P5945GCX (80 pages)
- P2-M2A690G (94 pages)
- T3-PH1 (80 pages)
- T3-PH1 (82 pages)
- T5-P5G41E (76 pages)
- T5-P5G41E (82 pages)
- S1-AT5NM10E (68 pages)
- P6-P7H55E (67 pages)
- ES5000 (174 pages)
- T4-P5G43 (104 pages)
- T-P5G31 (92 pages)
- BT6130 (60 pages)
- BT6130 (54 pages)
- BT6130 (2 pages)
- CG8265 (210 pages)
- CG8265 (350 pages)
- CM1740 (330 pages)
- CM1740 (70 pages)
- CM1740 (198 pages)
- P6-M4A3000E (59 pages)