beautypg.com

Rainbow Electronics DS25LV02 User Manual

Page 7

background image

DS25LV02: Low-Voltage 1024-Bit EPROM

7 of 17

be correct by the bus master, a programming pulse can be issued to program the byte position within the EPROM
status field pointed to by T15:T0. Following the programming pulse, the bus master must issue 8 read timeslots.
The read timeslots return the EPROM status byte value (least significant bit first) for confirmation by the master.

The bus master can issue a reset pulse at any point after issuing the program pulse to end the write operation, or
continue the write operation with the next byte in the EPROM status field. If the write operation is continued, the
DS25LV02 automatically increments the internal address pointer to select the next byte in the EPROM status field,
and the new value of T7:T0 is loaded into the 8-bit CRC generator as the starting value. The bus master issues the
next 1-byte data argument followed by 8 read timeslots to return the CRC computed by the DS25LV02. The value
returned is computed with D7:D0, using T7:T0 as the starting value. If the CRC is deemed to be incorrect by the
bus master, the bus master should issue a reset pulse and repeat the entire sequence. If the CRC is deemed to be
correct by the bus master, a programming pulse can be issued to program the byte position pointed to by T15:T0.
Following the programming pulse, the bus master must issue 8 read timeslots. The read timeslots return the
EPROM status byte value (least significant bit first) for confirmation by the master.

The write operation can be continued until the end of the EPROM status field is reached by repeating the sequence
of issuing a 1-byte data argument, 8 read timeslots to return CRC, a programming pulse, and 8 read timeslots to
return EPROM byte value.

Table 2. EPROM Status Field

ADDRESS (HEX)

DESCRIPTION

READ/WRITE

0000

Write Protect Page bits

B0: Page 0 Write Protect

B1: Page 1 Write Protect

B2: Page 2 Write Protect

B3: Page 3 Write Protect

B4: Reserved for TMEX

B5: Reserved for TMEX

B6: Reserved for TMEX

B7: Reserved for TMEX

R/W*

0001

Page Redirection Byte for Page 0

R/W*

0002

Page Redirection Byte for Page 1

R/W*

0003

Page Redirection Byte for Page 2

R/W*

0004

Page Redirection Byte for Page 3

R/W*

0005-0006

Reserved

R

0007

Factory Programmed to 00h

R

* One-time write to “0” for each bit.