beautypg.com

7 cache configuration – SOYO SY-5S User Manual

Page 40

background image

Hardware Setup

SY-5STM

36

2-7 CACHE CONFIGURATION

This mainboard has a write-back caching scheme with a built-in

512KB Level 2 Pipelined Burst cache onboard to improve the

system performance.

The cache size and RAM locations are specified as follows:

Cache Size

Cache RAM

TAG RAM

Cacheable

Range

512 KB

64K x 64

on U20

16K x 8

on U21

128 MB

2-8 MEMORY CONFIGURATION

This mainboard features 2 x DIMM Banks for 168-pin 3.3V

unbuffered DIMM modules

Your board comes with two DIMM sockets, providing support for up

to 256MB of main memory using DIMM modules from 8MB to

128MB. For 66/75MHz host bus CPUs use 12ns or faster DIMM

modules.

Memory configuration Table

DIMM Banks

MEMORY
CONFIGURATION

DIMM 1

DIMM 2

RAM Type

EDO/SDRAM

EDO/SDRAM

Single RAM
Module Size (MB)

8/16/32/64/128

8/16/32/64/128

Notice 1: Do not use EDO type of DIMM if you already use SDRAM.
Notice 2:
If you plan on using the onboard VGA and intend to

install only one DRAM module, then this single DRAM
must be
installed in bank DIMM 1.