beautypg.com

Sundance SMT942 User Manual

Page 25

background image

User Manual SMT942

Page 25 of 55

Last Edited: 23/08/2011 17:25:00

2

‘10’

30% current reduction


CLOCK Register 14 0x24.

Clock Register 14 0x24

Byte

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

1

Reference Divider[11:4]

Default

‘00000000’

0

Reference Divider M[3:0]

Reserved

Default

‘0000’

‘1010’

Reset Register 14 0x24

Setting

Bit 11:4

Description Reference Divider M[11:0]

0

1


CLOCK Register 15 0x25.

Clock Register 15 0x25

Byte

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

1

VCXO Divider N[13:6]

Default

‘000000’

0

VCXO Divider N[5:0]

Reference Divider

M[13:12]

Default

‘000000’

‘00’

Reset Register 15 0x25

Setting

Bit 1:0

Description Reference Divider M[13:12]

0

1

Setting

Bit 15:2

Description VCXO Divider N[13:0]

0

1


CLOCK Register 16 0x26.

Clock Register 16 0x26

Byte

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

1

FB_COUNTER

FB_INCLK_I

NV

Default

‘0000000’

‘0’

0

FB_CML_SE

L

FB_DIS

SEC_DIV2

PRI_DIV2

Reserved