beautypg.com

Sundance SMT365E User Manual

Page 3

background image

Version 2.1

Page 3 of 26

SMT365e User Manual

Table of Contents

Revision History ....................................................................................................... 2

Contacting Sundance............................................................................................... 4

Notational Conventions ........................................................................................... 5

DSP ........................................................................................................................ 5

SDB ........................................................................................................................ 5

SHB ........................................................................................................................ 5

Register Descriptions .............................................................................................. 5

Outline Description .................................................................................................. 6

Intended Audience

................................................................................................... 6

Block Diagram .......................................................................................................... 7

Architecture Description.......................................................................................... 8

DSP ............................................................................................................................ 8

Boot Mode............................................................................................................... 8

EMIF Control Registers........................................................................................... 9

SDRAM ................................................................................................................... 9

FLASH .................................................................................................................. 10

Virtex FPGA............................................................................................................. 11

Version control ...................................................................................................... 11

Firmware versions .................................................................................................. 11

Reprogramming the firmware and boot code ...................................................... 11

Comports................................................................................................................. 12

SHB .......................................................................................................................... 12

Global bus ............................................................................................................... 12

LED Setting ............................................................................................................. 13

LED Register......................................................................................................... 13

CONFIG & NMI ........................................................................................................ 14

Config Register ..................................................................................................... 14

Timer........................................................................................................................ 15

Timer Control Register .......................................................................................... 15

IIOF interrupt........................................................................................................... 16

Code Composer...................................................................................................... 17