beautypg.com

Block diagram, Architecture description, Figure 1: smt319 block diagram – Sundance SMT319 User Manual

Page 10

background image

Version 1.0.7

Page 10 of 45

SMT319 User Manual

Block Diagram


Figure 1: SMT319 block diagram

Architecture Description


The SMT319 TIM consists of a Texas Instruments TMS320C6416 running at up to
600MHz. Modules are populated with 32Mbytes SDRAM.
A Field Programmable Gate Array (FPGA) is used to manage global bus accesses
and implement four Sundance Digital links (SDL) and two Sundance Digital Buses.
This is a Xilinx VirtexII device.