Foxconn M61PML User Manual

Page 34

able resources for maximum 2D/3D graphics performance.
This is a memory allocation method addition to the Unified Memory Architecture (UMA)
concept, wherein a static amount of page-locked graphics memory is allocated during driver
initialization. This fixed amount of memory will provide the user with a guaranteed graphics
memory at all times, and will no longer be available to the OS.

Memory Configuration

Memory Configuration

Help Item

Enable Clock to All DIMMS

Enable unused clocks

Memory Hole Remapping [Enabled] to DIMMs even when

DCT Unganged Mode [Always] memory slots are not

populated.

↑↓←→:Move Enter:Select +/-/:Value F10:Save ESC:Exit F1:General Help

F9:Optimized Defaults

[Disabled]

► Enable Clock to All DIMMs

This setting is to control EMI.
When disabled, the system will turn off clock on the empty DIMM slots to reduce EMI(Electro-
Magnetic Interface).

► Memory Hole Remaping

This item is used to enable/disable memory remapping around memory hole. PCI doesn't actu-
ally care much which addresses are used, but by convention the PC platform puts them at the
top of the 32-bit address space. For many years it wasn't possible or practical to put that much
RAM into a PC. But now it is, so it's up to the memory controller and host bridge to figure out
what to do. Many systems cause that high RAM to simply be ignored, resulting in the loss of
effective RAM. More complex systems will take the RAM that would occupy that 3.5-4GB
address space and re-map it into the 4.0-4.5 address space. The RAM doesn't care because
it's just an array of storage cells, it's up to the memory controller to associate addresses with
those storage cells. Of course, that only works if you're using a 64-bit (or 32-bit physical ad-
dress extension (PAE) enabled) OS that can deal with physical addresses larger than 32 bits.
Once this option is enabled, the BIOS can see 4096MB of memory.

► DCT Unganged Mode

DCT stands for DRAM Controller.
Ganged refers to the use of both DRAM controllers within a memory controller acting in con-
cert to access memory. For a description of ganged (128-bit DRAM data width) and unganged
(64-bit DRAM data width) DRAM modes :
Ganged channels (DDR3) :

This manual is related to the following products:

M61PML-K