Avalue EPI-LX800 - Manual (Page 66)

EPI-LX800 Series
66 EPI-LX800 Series User’s Manual
3.5.3 Advanced Chipset Features
This section allows you to configure the system based on the specific features of the
installed chipset. This chipset manages bus speeds and access to system memory
resources, such as DRAM and the external cache. It also coordinates communications
between the conventional ISA bus and the PCI bus. It must be stated that these items
should never need to be altered. The default settings have been chosen because they
provide the best operating conditions for your system. The only time you might consider
making any changes would be if you discovered that data was being lost while using your
system.
The first chipset settings deal with CPU access to dynamic random access memory
(DRAM). The default timings have been carefully chosen and should only be altered if data
is being lost. Such a scenario might well occur if your system had mixed speed DRAM
chips installed so that greater delays may be required to preserve the integrity of the data
held in the slower memory chips.
3.5.3.1 CPU/MEM/PCI Frequency
This item allows to select CPU/Memory/PCI frequency.
The choices: Auto, 200 MHz, 333 MHz, 400 MHz, 433 MHz, 500 MHz.
3.5.3.2 CAS Latency:
When synchronous DRAM is installed, the number of clock cycles of CAS latency depends
on the DRAM timing.
The choices: Auto, 1.5, 2.0, 2.5, 2.5, 3.0, 3.5.
3.5.3.3 Video Memory Size
This item allows to select video memory size.
The choices: None M, 8 M, 16 M, 32 M, 64 M, 128 M, 254 M.