beautypg.com

Come-mbt10 / pinout list – Kontron COMe-mBT10 User Manual

Page 53

background image

COMe-mBT10 / Pinout List

B56

RSVD

Reserved for future use

nc

-

-

B57

GPO2/SD_WP

General Purpose Output 2 (shared SD wr. protect) O-3.3

PD 100k

-

B58

PCIE_RX3+

PCI Express Lane 3 Receive +

DP-I

-

-

B59

PCIE_RX3-

PCI Express Lane 3 Receive -

DP-I

-

-

B60

GND

Power Ground

PWR GND

-

-

B61

PCIE_RX2+

PCI Express Lane 2 Receive +

DP-I

-

-

B62

PCIE_RX2-

PCI Express Lane 2 Receive -

DP-I

-

-

B63

GPO3/SD_CD#

General Purpose Output 3 (shared SD card detect) O-3.3

PD 100k

-

B64

PCIE_RX1+

PCI Express Lane 1 Receive +

DP-I

-

-

B65

PCIE_RX1-

PCI Express Lane 1 Receive -

DP-I

-

-

B66

WAKE0#

PCI Express Wake Event

I-3.3

PU 10k 3.3V (S5)

-

B67

WAKE1#

General Purpose Wake Event

I-3.3

PU 10k 3.3V (S5)

-

B68

PCIE_RX0+

PCI Express Lane 0 Receive +

DP-I

-

-

B69

PCIE_RX0-

PCI Express Lane 0 Receive -

DP-I

-

-

B70

GND

Power Ground

PWR GND

-

-

B71

DDI0_PAIR0+

Display Port 0 lane 0 +

DP-O

-

-

B72

DDI0_PAIR0-

Display Port 0 lane 0 -

DP-O

-

-

B73

DDI0_PAIR1+

Display Port 0 lane 1 +

DP-O

-

-

B74

DDI0_PAIR1-

Display Port 0 lane 1 -

DP-O

-

-

B75

DDI0_PAIR2+

Display Port 0 lane 2 +

DP-O

-

-

B76

DDI0_PAIR2-

Display Port 0 lane 2 -

DP-O

-

-

B77

DDI0_PAIR4+

Display Port 0 lane 4 +

nc

-

not used by COMe-mBT10

B78

DDI0_PAIR4-

Display Port 0 lane 4 -

nc

-

not used by COMe-mBT10

B79

LVDS/eDP_BKLT_EN

Panel Backlight On

O-3.3

PD 100k

configuration as eDP_BKLT_EN in customised
article version possible

B80

GND

Power Ground

PWR GND

-

-

B81

DDI0_PAIR3+

Display Port 0 lane 3 +

DP-O

-

-

B82

DDI0_PAIR3-

Display Port 0 lane 3 -

DP-O

-

-

B83

LVDS_BKLT_CTRL

Backlight Brightness Control

O-3.3

-

-

B84

VCC_5V_SBY

5V Standby

PWR 5V (S5)

-

optional (not neccessary in single supply mode)

B85

VCC_5V_SBY

5V Standby

PWR 5V (S5)

-

optional (not neccessary in single supply mode)

B86

VCC_5V_SBY

5V Standby

PWR 5V (S5)

-

optional (not neccessary in single supply mode)

B87

VCC_5V_SBY

5V Standby

PWR 5V (S5)

-

optional (not neccessary in single supply mode)

B88

BIOS_DIS1#

BIOS Selection Strap 1

I-3.3

PU 10k 3.3V (SPI)

PU might be powered during suspend

B89

DDI0_HPD

Display Port 0

I-3.3

PD 100k

-

B90

GND

Power Ground

PWR GND

-

-

B91

DDI0_PAIR5+

Display Port 0 lane 5 +

nc

-

not used by COMe-mBT10

B92

DDI0_PAIR5-

Display Port 0 lane 5 -

nc

-

not used by COMe-mBT10

B93

DDI0_PAIR6+

Display Port 0 lane 6 +

nc

-

not used by COMe-mBT10

B94

DDI0_PAIR6-

Display Port 0 lane 6 -

nc

-

not used by COMe-mBT10

B95

DDI0_DDC_AUX_SEL

Display Port 0 selection between AUX and DDC

I-3.3

PD 1MEG

-

B96

USB_HOST_PRSNT

USB host presence detect

nc

-

not used by COMe-mBT10

B97

SPI_CS#

SPI Chip Select

O-3.3

-

-

B98

DDI0_CTRLCLK_AUX+

Multiplexed DDI0 Data Channel Clock & AUX +

I/O-3.3

PD 100k

2k21 PU (S0) when DDI0_DDC_AUX_SEL is high

B99

DDI0_CTRLDATA_AUX- Multiplexed DDI0 Data Channel Data & AUX -

I/O-3.3

PU 100k 3.3V (S0)

2k21 PU (S0) when DDI0_DDC_AUX_SEL is high

B100 GND

Power Ground

PWR GND

-

-

B101 FAN_PWMOUT

Fan PWM Output

O-3.3

-

20V protection circuit implemented on module,

PD on carrier board needed for proper
operation

B102 FAN_TACHIN

Fan Tach Input

I-3.3

PU 47k 3.3V (S0)

20V protection circuit implemented on module

B103 SLEEP#

Sleep Button Input

I-3.3

PU 47k 3.3V (S5)

20V protection circuit implemented on module

B104 VCC_12V

Main Input Voltage (8.5-20V)

PWR 8.5-20V -

-

B105 VCC_12V

Main Input Voltage (8.5-20V)

PWR 8.5-20V -

-

B106 VCC_12V

Main Input Voltage (8.5-20V)

PWR 8.5-20V -

-

B107 VCC_12V

Main Input Voltage (8.5-20V)

PWR 8.5-20V -

-

B108 VCC_12V

Main Input Voltage (8.5-20V)

PWR 8.5-20V -

-

B109 VCC_12V

Main Input Voltage (8.5-20V)

PWR 8.5-20V -

-

B110 GND

Power Ground

PWR GND

-

-

The termination resistors in these tables are already mounted on the module. Refer to the
design guide for information about additional termination resistors.

53