2 core specifications – Asus Motherboard NR-LSR User Manual
Page 22
1-8
Chapter 1: Product introduction
Intel
®
82550PM Fast Ethernet controller. This LAN controller fully
supports 10BASE-T/100BASE-TX networking protocols.
Intel
®
82544GC Gigabit Ethernet controller. This controller is an
integrated Ethernet LAN component that supports 1000Mbps,
100Mbps, and 10Mbps data rates. The 82544GC is optimized for
LAN on Motherboard designs (LOM), enterprise networking, and
Internet appliances that use PCI or PCI-X bus. The controller
provides a 32/64-bit, 33/66MHz interface to the PCI bus that
supports PCI Specification Rev. 2.2, and to the PCI-X extension to
the PCI Local Bus Rev 1.0a at clock rates of up to 133MHz.
ATI Rage-XL VGA controller. This PCI-based VGA controller
supports up to 8MB display SDRAM for 1280x1024 and true color
resolutions.
DDR DIMM sockets. These six 184-pin DIMM sockets support up
to 8GB system memory using registered ECC PC2100/1600 DDR
DIMMs.
ServerWorks
®
Grand Champion LE north bridge (CMIC-LE).
The Champion Memory and I/O Controller LE (CMIC-LE) acts as
the host bridge of the Grand Champion Low End (GCLE)
SystemSet. The CMIC-LE device interfaces directly to the
processor bus, and integrates the functions of the main memory
controller and the Inter Module Bus (IMB) interface unit. The
processor interface supports a 400MHz Front Side Bus (FSB)
providing a 3.2GB/s bandwidth, 2-way interleaved 3.2GB/s memory
bandwidth with up to 8GB registered ECC PC2100/1600 DDR
DIMMs, and two high speed IMBs plus one thin IMB to connect to
the south bridge CSB5.
ServerWorks
®
64-bit I/O Bridge (CIOB-X2). The Champion I/O
Bridge (CIOB-X2) provides a high performance data flow path
between the IMB and the I/O subsystem, which supports multiple
PCI/PCI-X interfaces that allows large, efficient, and flexible I/O
configurations. The CIOB-X2 supports 64-bit PCI/PCI-X I/O buses
that comply with PCI 2.2 specification.
5-switch DIP (CLKSW). This 5-switch Dual Inline Package (DIP)
allows you to set the CPU external frequency.
7
6
5
4
3
2
1
1.3.2 Core specifications