beautypg.com

Hardware specifications and configurations – Acer 3250 User Manual

Page 46

background image

38

Chapter 1

Hardware Specifications and Configurations

NOTE: Stage 1-4 is normal situation. Stage 5 is protection while the CPU is at extremely high temperature or

at critical situation. DTS refers to the CPU’s temperature; and Local means the temperature of the IC on
the main board.

Processor

Item

Specification

CPU type

Intel

®

Core

TM

Duo processor T2300/T2400/T2500/T2600 (2 MB L2 cache,

1.66/1.83/2/2.16 GHz, 667 MHz FSB) for TravelMate 3250

Intel

®

Celeron

®

M Processor 410/420/430 (1MB L2 cache, 1.46/1.60/1.73

GHz, 533 MHz FSB) or higher for TravelMate 2470

Core logic

Intel 945GM/PM+ICH7M (for TravelMate 3250)
Intel 940GML+ICH7M (for TravelMate 2470)

CPU package

Intel socketable 478pin Micro-BGA

CPU core voltage

0.944~1.3V

CPU Fan True Value Table

Stage

DTS(degree C)

Local

Fan Speed (rpm)

Acoustic Level (dBA)

Stage 1

50

56

2800

29

Stage 2

60

60

3200

32

Stage 3

70

65

3600

35

Stage 4

82

70

4000

38

Stage 5

93

77

4300

40

BIOS

Item

Specification

BIOS vendor

Phneoix

BIOS Version

V1.05 (MP version)

BIOS ROM type

Flash ROM

BIOS ROM size

512KB Flash BIOS

BIOS package

32-pin PLCC

Supported protocols

ACPI 1.0b/2.0/3.0 compliance, PCI2.2, System/HDD Password Security
Control, INT 13h Extensions, PnP BIOS 1.0a, PC Card 95(PCMCIA 3.0
Compliant Device), SM BIOS 2.4, BIOS Boot Specification, Simple Boot
Flag 1.0, Boot Block, PCI Bus Power Management Interface Specification,
USB 1.1/2.0, IEEE1394 1.0, USB/1394 CD-ROM Boot Up support, IrDA
1.0, HD Audio, WfM 2.0, PXE 2.1, BIS 1.0, PC99a and Mobile PC2001
Compliant, Intel Enhanced SpeedStep Technology, DMI 2.0, PS/2
keyboard and mouse

BIOS password control

Set by setup manual

Second Level Cache

Item

Specification

Cache controller

Built-in CPU

Cache size

2MB for Intel

®

Core

TM

Duo processor

1MB for Intel

®

Celeron

®

M Processor

1st level cache control

Always enabled

2st level cache control

Always enabled

Cache scheme control

Fixed in write-back