beautypg.com

Pin configuration functional block diagram – Diodes AP2318 User Manual

Page 2

background image

600mA LOW DROPOUT LINEAR REGULATOR AP1117M

Data Sheet

600mA ULDO REGULATOR WITH ENABLE AP2318

2

May. 2011 Rev. 2. 0

BCD Semiconductor Manufacturing Limited

1

2

3

4

5

6

7

8

Figure 2. Pin Configuration of AP2318 (Top View)

Pin Configuration

Functional Block Diagram

Figure 3. Functional Block Diagram of AP2318

DN Package

(DFN-3x3-8)

V

OUT

V

IN

V

OUT

EN

NC

GND

ADJ/NC

V

IN

M Package

(SOIC-8)

NC

NC

EN

V

IN

V

IN

ADJ/NC

GND

V

OUT

1

2

3

4

8

7

6

5

Thermal

Shutdown

Current

Limit

Error

Amplifier

Bandgap

Reference

Enable

RC

Compensation

OVP

Connect A1 and A2, disconnect B: Fixed Voltage Version
Connect B, disconnect A1 and A2:Adjustable Voltage Version

A2

B

1, 2 (3, 4)

3, 4 (6)

5 (7)

6 (8)

8 (2)

V

FB

V

IN

V

OUT

ADJ/NC

GND

EN

A1

A (B)
A: DFN-3

x

3-8

B: SOIC-8