Atr0630 [preliminary, Architectural overview, 1 block diagram – Rainbow Electronics ATR0630 User Manual
Page 3
3
4920A–GPS–01/06
ATR0630 [Preliminary]
2.
Architectural Overview
2.1
Block Diagram
Figure 2-1.
ATR0630 Block Diagram
NSLEEP
NSHDN
XT_IN
TMS
TCK
TDO
TDI
NTRST
DBG_EN
P25/NAADET0
P14/NAADET1
P31/RXD1
P18/TXD1
AGCO
SIGHI
EGC
SDI
CLK23
SIGLO
P22/RXD2
P21/TXD2
P8/STATUSLED
P2/BOOT_MODE
P16/NEEPROM
P30/AGCOUT0
LDO_EN
LDO_IN
LDO_OUT
LDOBAT_IN
VBAT
P1/GPSMODE0
VBP
VCC2
VCC1
VDD_USB
VDDIO
VDD18
PURF
PUXTO
VDIG
P12/GPSMODE2
P13/GPSMODE3
P17/GPSMODE5
P23/GPSMODE7
P24/GPSMODE8
P26/GPSMODE10
P27/GPSMODE11
P29/GPSMODE12
P19/GPSMODE6
P0/NANTSHORT
P15/ANTON
P9/EXTINT0
VBAT18
XT_OUT
P20/TIMEPULSE
USB_DM
NRESET
USB_DP
Embedded
ICE
ARM7TDMI
USART1
USART2
PIO2
SPI
USB
ASB
APB
PDC2
B
R
I
D
G
E
ROM
384K
USB
Transceiver
SRAM
128K
Watchdog
JTAG
PIO2
Reset
Controller
Interface to
Off-Chip
Memory
(EBI)
Advanced
Interrupt
Controller
GPS
Accelerator
Timer
Counter
GPS
Correlators
SMD
Generator
MO
TEST
Power Supply Manager/
PMSS/Logic
NXTO
XTO
NX
X
RF_ON
VCO
PLL
XTO
Advanced
Power
Manage-
ment
Controller
SRAM
RTC
PIO2
Controller
Special
Function
1
D
A
D
A
NRF
RF