beautypg.com

1-2 block diagram, Iii - 4, Figure 3-1-1 interrupt block diagram – Panasonic MN101C77C User Manual

Page 98: Psw cpu core

background image

Chapter 3 Interrupts

III - 4

Overview

3-1-2

Block Diagram

Figure 3-1-1 Interrupt Block Diagram

7 6 5 4 3 2 1 0

Interrupt

IRQNM1

Level

deter-
mined

IM1

IRQLVL

2-0

IM0

NMICR

Vector 1

Vector 2

Vector N

Vector 28

WDOG

IRQ0ICR

xxxIE xxxIR

xxxLV1-0

Peripheral

function

I/O

0

1

DEC

xxxLV : Interrupt Level
xxxIE : Interrupt Enable
xxxIR : Interrupt Request

2

xxx ICR

xxxIE xxxIR

xxx LV1-0

Peripheral

function

I/O

0

1

DEC

xxxLV : Interrupt Level
xxxIE : Interrupt Enable
xxxIR : Interrupt Request

2

PSW

CPU core

PI

MIE

7 6 5 4 3 2 1 0

7 6 5 4 3 2 1 0

7 6 5 4 3 2 1 0

This manual is related to the following products:
See also other documents in the category Panasonic Mobile Phones: