beautypg.com

1 overview, 2 hba features, 3 functional descriptions – Avago Technologies SAS 9201-16i Host Bus Adapter User Manual

Page 4: 1 pcie, 1overview, 2hba features, 3functional descriptions

background image

Avago Technologies

- 4 -

LSI SAS 9201-16i PCI Express to 6Gb/s SAS HBA User Guide
October 2014

Overview

LSI SAS 9201-16i PCI Express to 6Gb/s SAS HBA User Guide

1

Overview

The LSI SAS 9201-16i PCI Express® (PCIe®)-to-Serial Attached SCSI (SAS) host bus adapter (HBA), hereinafter referred to

as the LSI SAS 9201-16i HBA, provides high performance internal storage connectivity for servers and workstations.

The LSI SAS 9201-16i HBA provides sixteen lanes of 6Gb/s SAS connectivity and eight lanes of PCIe 2.0 5Gb/s

performance. The LSI SAS 9201-16i HBA is based on the Fusion-MPT™-architected LSI SAS 2116 controller that
integrates the latest enhancements in PCIe 2.0 technology and 6Gb/s SAS technology.

The LSI SAS 9201-16i HBA has onboard Flash memory for the firmware and BIOS. The LSI SAS 9201-16i HBA also

includes onboard DDR-2 SDRAM.

2

HBA Features

This section lists the LSI SAS 9201-16i HBA features.

Implements one LSI SAS 2116 sixteen-port 6Gb/s to PCIe 2.0 controller

Supports eight-lanes, full-duplex PCIe 2.0 performance

Supports sixteen internal 6Gb/s SATA+SAS ports

Supports SAS link rates of 1.5Gb/s, 3.0Gb/s, and 6.0Gb/s

Provides four x4 internal mini-SAS connectors (SFF-8087)

Supports DDR-2 speeds up to 800 MT/s

Supports passive cable

Supports up to 512 SATA or SAS end devices

Provides one heartbeat LED and two activity LED headers

Provides a universal asynchronous receiver/transmitter (UART) debug/diagnostic port

3

Functional Descriptions

3.1

PCIe

PCIe is a high-speed standard local bus for point-to-point interfacing of I/O components to the processor and the
memory subsystems in a high-end personal computer (PC). The LSI SAS 2116 controller chip contains the PCIe
functionality for the LSI SAS 9201-16i HBA. The LSI SAS 2116 controller chip connects directly to the PCIe bus and
generates timing and protocol in compliance with the PCIe specifications.