beautypg.com

Figure 2 . test board layout, Figure 3. test board layout and schematic, Vd=3 volt – Avago Technologies MGA-71543 User Manual

Page 3: L lshunt r= l=2.7 nh

background image

3

Figure 2. Test board layout

U4 = FDG6303N

Dual N-channel, Digital

FET

Figure 3. Test board layout and
schematic

!

L7

L6

R38

C8

C37

C9

R20

R21

R37

R25

R24

L5

C47

C44

C12

R16 (0 O Jumper)

R17 (0 O Jumper)

OUT

IN

MGA-71543

FDG6303N

Vd=3 Volt

Selects current
set by R20

Selects current
set by R21

L
Lshunt

R=

L=2.7 nH