beautypg.com

External interface headers jp1 and jp2 – Zilog Z8F0411 User Manual

Page 13

background image

Z8 Encore! XP

®

F0822 Series Development Kit

User Manual

UM015009-0608

Z8 Encore! XP

®

F0822 Series Evaluation Board

9

External Interface Headers JP1 and JP2

The external interface headers, JP1 and JP2 contain no connectors when
the board is shipped. You can insert 0.1" space connectors of choice.

Table 1. Jumpers JP3 and JP4

Jumper

Status

Device
Affected

Status

Default

JP3**

OUT*

RS-232
interface

Enabled

X

JP3

IN

RS-232
interface

Disabled

JP4

OUT*

IrDA
interface

Enabled

JP4

IN

IrDA
interface

Disabled

X

* These jumpers must not be OUT at the same time.

**

If the module is plugged onto an eZ80

®

Evaluation platform or eZ80

demonstration board the local RS-232 can be disabled by connecting header
JP2 pin 50 to the corresponding GND on the mating connector

.

This manual is related to the following products: