beautypg.com

2 cpu configuration, 3 chipset, Cpu configuration -11 – Asus M4A78-EM/1394 User Manual

Page 53: Chipset -11

background image

ASUS M4A78-EM/1394

2-11

2.4.2

CPU Configuration

The items in this menu show the CPU-related information that the BIOS automatically

detects.

GART Error Reporting [Disabled]

This option should remain disabled for the normal operation. The driver developer may

enable it for testing purpose. Configuration options: [Disabled] [Enabled]

Microcode Updation [Enabled]

Allows you to enable or disable the microcode updation. Configuration options: [Disabled]

[Enabled]

Secure Virtual Machine Mode [Disabled]

Allows you to enable or disable the AMD Secure Virtual Machine mode. Configuration

options: [Disabled] [Enabled]

Cool ‘n’ Quiet [Enabled]

Allows you to enable or disable the generation of ACPI_PPC, _PSS, and _PCT objects.

Configuration options: [Disabled] [Enabled]

CPU Prefetching [Enabled]

Allows you to enable or disable the CPU prefetching. Configuration options: [Enabled]

[Disabled]

C1E Configuration [Disabled]

Allows you to enable or disable C1E Dual-Core related CPU power State. Configuration

options: [Disabled] [Enabled]

Advanced Clock Calibration [Disabled]

Adjusting this item helps enhance the processor’s overclocking capability.
[Disabled]

Disables this function.

[Auto]

The BIOS automatically adjusts this function.

[All Cores]

Enables the processor to have the best overclocking performance.

[Per Core]

Enhances the processor’s overclocking capability.

2.4.3

Chipset

The Chipset menu allows you to change the advanced chipset settings. Select an item then

press to display the submenu.

NorthBridge Configuration
Memory Configuration

Bank Interleaving [Auto]

Allows you to enable the bank memory interleaving.

Configuration options: [Disabled] [Auto]

Channel Interleaving [Disabled]

Allows you to enable the channel memory interleaving.

Configuration options: [Disabled] [Address bits 6] [Address bits 12]

[XOR of Address bits [20:16,6] ] [XOR of Address bits [20:16,9] ]