3 chipset, Chipset -13 – Asus M4A785TD-V EVO/U3S6 User Manual
Page 55
ASUS M4A785TD-V EVO
2-13
2.4.3
Chipset
NorthBridge Configuration
Memory Configuration
Bank Interleaving [Auto]
Allows you to enable the bank memory interleaving. Configuration options: [Disabled]
[Auto]
Channel Interleaving [XOR of Address bit]
Allows you to enable the channel memory interleaving.
Configuration options: [Disabled] [Address bits 6] [Address bits 12]
[XOR of Address bits [20:16, 6]] [XOR of Address bits [20:16, 9]]
Enable Clock to All DIMMs [Disabled]
Enables or disables clock to all DIMMs. Configuration options: [Disabled] [Enabled]
MemClk Tristate C3/ATLVID [Disabled]
Allows you to enable or disable MemClk Tri-Stating during C3 and Alt VID.
Configuration options: [Disabled] [Enabled]
Memory Hole Remapping [Enabled]
Allows you to enable or disable memory remapping around memory hole.
Configuration options: [Disabled] [Enabled]
DCT Unganged Mode [Auto]
Allows you to select the unganged DRAM mode (64-bit width).
Configuration options: [Auto] [Always]
Power Down Enable [Enabled]
Allows you to enable or disable DDR power down mode.
Configuration options: [Disabled] [Enabled]
ECC Configuration
ECC Mode [Disabled]
Enables or disables the DRAM ECC that allows the hardware to report and correct
memory errors automatically. Configuration options: [Disabled] [Basic] [Good] [Super]
[Max] [User]
Alternate VID [Auto]
Allows you to specify the alternate VID while in low power states. Configuration options:
[Auto] [0.800 V] [0.825V] [0.850V] [0.875V] [0.900V] ... [1.500V] [1.525V] [1.550V]
Internal Graphics
Primary Video Controller [GFX0-GPP-IGFX-PCI]
Allows you to set the primary video controller. Configuration options: [GFX0-GPP-IGFX-PCI]
[GPP-GFXO-IGFX-PCI] [PCI-GFXO-GPP-IGFX] [IGFX-GFXO-GPP-PCI]
UMA Frame Buffer Size [Auto]
Configuration options: [Auto] [32MB] [64MB] [128MB] [256MB]
Internal Graphics Mode [UMA+SidePort]
Allows you to select the internal graphics mode. Configuration options: [Disabled] [UMA]
[SidePort] [UMA+SidePort]