Block diagram – PMC-Sierra Pm25LV512 User Manual
Page 4

4
Programmable Microelectronics Corp.
Issue Date: February, 2004, Rev: 1.4
PMC
Pm25LV512/010
BLOCK DIAGRAM
High Voltage
G e n e r a t o r
Control Logic
Serial /Parallel convert Logic
A d d r e s s L a t c h
& C o u n t e r
2KBit Page Buffer
Status
Register
Memory Array
Y-DECODER
X - D E C O D E R
Instruction Decoder
SPI Chip Block Diagram
This manual is related to the following products: