beautypg.com

Figure 3.24 south bridge chipset configuration, 3 me subsystem configuration, Figure 3.24south bridge chipset configuration – Advantech AIMB-766 User Manual

Page 74

background image

AIMB-766 User Manual

62

Figure 3.24 South Bridge Chipset Configuration

3.11.3

ME Subsystem Configuration

ME-HECI:Enable/disable ME-H
ME-IDER:Enable/disable ME-IDER
ME-KT: Enable/Disable ME-KT

See also other documents in the category Advantech Hardware: