beautypg.com

Contacting sundance – Sundance SMT365 User Manual

Page 4

background image

Version 2.3

Page 4 of 28

SMT365 User Manual

IIOF interrupt........................................................................................................... 18

FPGA space availability ......................................................................................... 18

Code Composer...................................................................................................... 19

Application Development....................................................................................... 19

SMT6400 .............................................................................................................. 19

3L Diamond........................................................................................................... 19

SMT6500 .............................................................................................................. 19

Operating Conditions ............................................................................................. 20

Safety.................................................................................................................... 20

EMC ...................................................................................................................... 20

General Requirements .......................................................................................... 20

Power Consumption.............................................................................................. 20

Weight................................................................................................................... 20

Connector Positions .............................................................................................. 21

Serial Ports & Other DSP I/O ................................................................................. 22

FPGA and CPLD JTAG ........................................................................................... 22

FPGA configuration................................................................................................ 22

Virtex Memory Map................................................................................................. 23

SHB pinout .............................................................................................................. 25

SHB generic pin-out .............................................................................................. 25

32-bits SDB interface: ........................................................................................... 26

Bibliography............................................................................................................ 27

Index ........................................................................................................................ 28

Contacting Sundance

You can contact Sundance for additional information by login onto the

Sundance

support forum

.