beautypg.com

Architecture description – Sundance SMT335 User Manual

Page 10

background image

Version 3.0

Page 10 of 34

SMT335 User Manual

Architecture Description

The SMT335 TIM consists of a Texas Instruments TMS320C6201 running at
200MHz while the SMT375 has a TMS320C6701 running at 166MHz. Modules are
populated with 512KB of synchronous burst SRAM (SBSRAM) and 16MB of
synchronous DRAM (SDRAM), giving a total memory capacity of 16.5MB.

A Field Programmable Gate Array (FPGA) is used to manage global bus accesses
and implement six communication ports and two Sundance Digital Buses.

This manual is related to the following products: