beautypg.com

Dell PowerEdge T430 User Manual

Page 7

background image

System CPLD
RAM

Not utilized

Not accessible

Not accessible

System Memory System OS

OS Control

Reboot or power down system

Internal USB Key USB interface via PCH.

Accessed via system OS

No write protect

Can be cleared in system OS

CPU

Various

Various

Power off

iDRAC DDR

iDRAC Firmware

NA

Power off

iDRAC

iDRAC Firmware

NA

Power off

LOM EEPROM

SPI interface via i350

NA

Not user clearable

LOM Flash

SPI interface via i350

NA

Not user clearable

Expander FRU
image

I2C interface via expander Hardware strapping

Not user clearable

BP FRU image

I2C interface via iDRAC

Hardware strapping

Not user clearable

Power Supplies

PSU FW

Different vendors have

different utilities and

tools to load the data to

memory. It can also be

loaded by Dell Update

Package from LC or OS

(Windows and Linux)

NA

Protected by the embedded

microcontroller. Special keys are used by

special vendor provided utilities to

unlock the ROM with various CRC checks

during load.

5U 16x2.5” Backplane

NVSRAM
memory

Common Flash memory
Interface (CFI)

Hardware strapping

Not user clearable

Flash memory

Common Flash memory
Interface (CFI)

Hardware strapping

Not user clearable

Expander FRU
image

I2C interface via Expander Hardware strapping

Not user clearable

BP FRU image

I2C interface via iDRAC

Hardware strapping

Not user clearable

8x3.5" Backplane

SEP internal
flash

I2C interface via iDRAC

Program write protect
bit

Not user clearable

SAS12G HBA Card

NVSRAM

ROC writes configuration
data to NVSRAM

Not WP. Not visible to
Host Processor

Cannot be cleared with existing tools
available to the customer

FRU

Programmed at ICT during Not WP

Cannot be cleared with existing tools