5 or – IDEC FL1E SmartRelay User Manual
Page 132
1
Cycle
3
Q
2
1
2
3
4
5
6
7
8
9
10
4
IDEC SmartRelay functions
118
IDEC SmartRelay Manual
Timing diagram for the NAND with Edge Detection
4.2.5
OR
Circuit diagram of a parallel circuit
with several normally open contacts:
Symbol in IDEC
SmartRelay:
The output status of the OR element is only 1 if at least one
input is 1, i.e. at least one of the contacts is closed.
At an unused block input (x): x = 0.
0
0
0
0
0
0
0
0
1
1
0
0
1
0
1
0
0
1
1
1
0
1
0
0
1
0
1
0
1
1
0
1
1
0
1
0
1
1
1
1
1
0
0
0
1
1
0
0
1
1
1
0
1
0
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
1
1
1
0
1
1
1
1
1
1
OR function logic table
1
2
3
4
Q