beautypg.com

AAEON PFM-HDS User Manual

Page 37

background image

P C / 1 0 4 M o d u l e

P F M - H D S

Chapter 2 Quick Installation Guide

2-25

2 GPI1

IN

3 GPI2

IN

4 GPI3

IN

5 GPO0 OUT

6 GPO1 OUT

7 GPO2 OUT

8 GPO3 OUT

9 +3.3V PWR

+3.3V

10 GND

GND

Digital I/O base address: 0xA00

Pin

Pin Name

I/O Port Access Address

1

GPI0

Bit 0 of 0xA00

2

GPI1

Bit 1 of 0xA00

3

GPI2

Bit 2 of 0xA00

4

GPI3

Bit 3 of 0xA00

5

GPO0

Bit 4 of 0xA00

6

GPO1

Bit 5 of 0xA00

7

GPO2

Bit 6 of 0xA00

8

GPO3

Bit 7 of 0xA00

Access Address based on SIO LDN6

GPIO Port

Location

(Pin #)

Input Output

GPIO1

1

Reg 0x8A, bit 0

Reg 0x89, bit 0

GPIO2

2

Reg 0x8A, bit 1

Reg 0x89, bit 1

GPIO3

3

Reg 0x8A, bit 2

Reg 0x89, bit 2

GPIO4

4

Reg 0x8A, bit 3

Reg 0x89, bit 3