Fes6831, A.1 programming, Configuring sequence description – Acnodes FES 6831 User Manual

Page 38

are subject to change without notice. For latest product information,

please visit Acnodes’ web site at www.acnodes.com.

661 Brea Canyon Rd., Suite 3

Walnut, CA 91789

tel: 909.598.7388, fax: 909.598.0218, www.acnodes.com

FES6831

Fanless Embedded Controller comes with

Intel Atom N270 1.6GHz Processor

A.1 Programming

FES-6831 utilizes ITE 8781 chipset as its watchdog timer controller. Below are the proce-
dures to complete its configuration and the Acnodes initial watchdog timer program is
also attached based on which you can develop customized program to fit your appli-
cation.

Configuring Sequence Description

After the hardware reset or power-on reset, the ITE 8781 enters the normal mode with all logical
devices disabled except KBC. The initial state (enable bit ) of this logical device (KBC) is deter-
mined by the state of pin 121 (DTR1#) at the falling edge of the system reset during power-on reset.