Sony E01X23A41 - Manual (Page 6)

– 6 –
ICX423AL
Clock Voltage Conditions
∗
1 The reset gate clock voltage need not be adjusted when the reset gate clock is driven when the
specifications are as given below. In this case, the reset gate clock voltage setting indicated on the back of
the image sensor has not significance.
Readout clock voltage
Vertical transfer clock
voltage
Horizontal transfer
clock voltage
Reset gata clock
voltage
Substrate clock voltage
Item
V VT
V
VH1
, V
VH2
,
V VH3 , V VH4
V VL1 , V VL2 ,
V
VL3
, V
VL4
V
φ
V
| V
VH1
– V
VH2
|
V VH3 – V VH
V VH4 – V VH
V
VHH
V VHL
V
VLH
V VLL
V
φ
H
V
HL
V
φ
RG
V
RGL
V
φ
SUB
Symbol
14.5
–0.6
8.9
–0.5
–0.5
6.0
–3.5
6.0
0
27.0
Min.
15.0
–9.6
Typ.
15.5
0
0.2
0
0
0.8
1.0
0.8
0.8
8.0
–3.0
13.0
3.0
32.0
Max. Unit
1
2
2
2
2
2
2
2
2
2
2
3
3
3
3
4
Waveform
diagram
V
VH
= (V
VH1
+ V
VH2
)/2
V
VL
= (V
VL3
+ V
VL4
)/2
V
φ
V = V VH n – V VL n (n = 1 to 4)
High-level coupling
High-level coupling
Low-level coupling
Low-level coupling
∗
1
Remarks
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
Reset gate clock
voltage
Item
V RGL
V φ
RG
Symbol
–0.2
8.5
Min.
0
9.0
Typ.
0.2
9.5
Max. Unit
3
3
Waveform
diagram
Remarks
V
V