beautypg.com

5 チップセット, North bridge chipset configuration, Execute disable bit [enabled – Asus P5B Deluxe User Manual

Page 92: Hyper threading technology [enabled, Inter(r) speedstep (tm) tech. [disabled, 設定オプション:[disabled] [automatic

background image

-

Chapter 4: BIOS セットアップ

Select Screen

Select Item

Enter Go to Sub Screen

F1 General Help

F10 Save and Exit

ESC Exit

v02.58 (C)Copyright 1985-2006, American Megatrends, Inc.

BIOS SETUP UTILITY

Advanced

4.4.5

チップセット

チップセットの設定を変更します。項目を選択し、 を押すとサブメニューを表示

させることができます。

Advanced Chipset Settings

WARMING: Setting wrong values in below sections

may cause system to malfunction.

North Bridge Configuration

South Bridge Configuration

Configure North Bridge

features.

Select Screen

Select Item

+- Change Option

F1 General Help

F10 Save and Exit

ESC Exit

v02.58 (C)Copyright 1985-2006, American Megatrends, Inc.

BIOS SETUP UTILITY

Advanced

North Bridge Chipset Configuration

Memory Remap Feature

[Disabled]

Configure DRAM Timing by SPD

[Enabled]

Initiate Graphic Adapter

[PEG/PCI]

PEG Port Configuration

PEG Force x1

[Disabled]

PEG Link Mode

[Auto]

North Bridge Chipset Configuration

ENABLED: Allow remapping

of overlapped PCI memory

above the total physical

memory.

DISABLED: Do not allow

remapping of memory

Execute Disable Bit [Enabled]

No-Execution Page Protection Technology の設定。[Disabled] に設定すると、XD 機

能フラッグがいつでもゼロ (0) に戻されます。

設定オプション:[Disabled] [Enabled]

Hyper Threading Technology [Enabled]

Hyper-Threading Technology の設定をします。

設定オプション:[Enabled] [Disabled]

Inter(R) SpeedStep (tm) Tech. [Disabled]

設定オプション:[Disabled] [Automatic]