17 udc endpoint x data register (uddr1/6/11), 18 udc endpoint x data register (uddr2/7/12), Uddr0 bit definitions -46 | Uddr1/6/11 bit definitions -46 | Intel PXA255 User Manual | Page 446 / 598
See also other documents in the category Intel Acoustics:
