beautypg.com

11 udc status/interrupt register 0 (usir0), 1 endpoint 0 interrupt request (ir0), 2 endpoint 1 interrupt request (ir1) – Intel PXA255 User Manual

Page 439: 11 udc status/interrupt register 0 (usir0) -39, Usir0 bit definitions -39

11 udc status/interrupt register 0 (usir0), 1 endpoint 0 interrupt request (ir0), 2 endpoint 1 interrupt request (ir1) | 11 udc status/interrupt register 0 (usir0) -39, Usir0 bit definitions -39 | Intel PXA255 User Manual | Page 439 / 598 11 udc status/interrupt register 0 (usir0), 1 endpoint 0 interrupt request (ir0), 2 endpoint 1 interrupt request (ir1) | 11 udc status/interrupt register 0 (usir0) -39, Usir0 bit definitions -39 | Intel PXA255 User Manual | Page 439 / 598
See also other documents in the category Intel Acoustics: