beautypg.com

Rockwell Automation 1761 MicroLogix 1000 Programmable Controllers User Manual

Page 410

background image

Preface

MicroLogix 1000 Programmable Controllers User Manual

I–12

overview, 6-15

addressing structure, 6-16

entering parameters, 6-16

how counters work, 6-17

Reset (RES), 6-20

CTD, Count Down, 6-19
CTU, Count Up, 6-18

D

data files, 4-5

addressing, 4-10

organization, 4-5

types, 4-10

file indicator (#), 4-13

data handling instructions, 9-2

about, 9-2

Convert from BCD (FRD), 9-5

Convert to BCD (TOD), 9-3

Copy File (COP), 9-10

Decode 4 to 1 of 16 (DCD), 9-8

Encode 1 of 16 to 4 (ENC), 9-9

FIFO and LIFO instructions, overview,

9-23

Fill File (FLL), 9-10

in the paper drilling machine application

example, 9-28

move and logical instructions, overview,

9-13

DCD, Decode 4 to 1 of 16, 9-8
DDV, Double Divide, 8-10
Decode 4 to 1 of 16 (DCD), 9-8

entering parameters, 9-8

execution times, 9-8

instruction parameters, C-5

updates to arithmetic status bits, 9-8

valid addressing modes, C-5

valid file types, C-5

developing your logic program-a model,

4-15

DeviceNet Communications, 3-18

DF1 fullĆduplex protocol

configuration parameters, D-3

connecting, 3-2

description, D-3

example system configuration, D-4

using a modem, 3-3, D-9

DF1 halfĆduplex protocol

configuration parameters, D-6

description, D-5

DH-485 communication protocol,

configuration parameters, D-12

DHĆ485 network

configuration parameters, D-18

connecting, 3-5

description, D-11

devices that use the network, D-13

example system configuration, D-19

initialization, D-13

installation, 3-5

planning considerations, D-16

protocol, D-11

token rotation, D-12

dimensions, controller, A-9
DIN rail, 1-15

mounting dimensions, 1-15

diode, 1N4004, 1-9
direct addressing, C-3
displaying values, 4-13
DIV, Divide, 8-9
Divide (DIV), 8-9

changes to the math register, 8-9

execution times, 8-9

instruction parameters, C-5

updates to arithmetic status bits, 8-9

valid addressing modes, C-5

valid file types, C-5

Double Divide (DDV), 8-10

changes to the math register, 8-10

execution times, 8-10

instruction parameters, C-5

updates to arithmetic status bits, 8-10

valid addressing modes, C-5