beautypg.com

Diodes DSS5240V User Manual

Dss5240v new prod uc t, Features, Mechanical data

background image

DSS5240V

Document number: DS31673 Rev. 2 - 2

1 of 5

www.diodes.com

March 2009

© Diodes Incorporated

DSS5240V

NEW PROD

UC

T


LOW V

CE(SAT)

PNP SURFACE MOUNT TRANSISTOR

Features

Epitaxial Planar Die Construction

Complementary NPN Type Available (DSS4240V)

Low Collector-Emitter Saturation Voltage, V

CE(SAT)

Surface Mount Package Suited for Automated Assembly

Ultra-Small Surface Mount Package

Lead Free/RoHS Compliant (Note 1)

"Green Device" (Note 2)

Mechanical Data

• Case:

SOT-563

Case Material: Molded Plastic, “Green” Molding Compound. UL
Flammability Classification Rating 94V-0

Moisture Sensitivity: Level 1 per J-STD-020D

• Terminals:

Finish

⎯ Matte Tin annealed over Copper leadframe.

Solderable per MIL-STD-202, Method 208

Marking Information: See Page 4

Ordering Information: See Page 4

Weight: 0.003 grams (approximate)










Maximum Ratings

@T

A

= 25°C unless otherwise specified

Characteristic Symbol

Value

Unit

Collector-Base Voltage

V

CBO

-40 V

Collector-Emitter Voltage

V

CEO

-40 V

Emitter-Base Voltage

V

EBO

-5 V

Collector Current - Continuous

I

C

-1.8 A

Peak Repetitive Collector Current (Note 3)

I

CRP

-2 A

Peak Pulse Collector Current

I

CM

-3 A

Base Current (DC)

I

B

-300 mA

Peak Base Current

I

BM

-1 A

Thermal Characteristics

Characteristic Symbol

Value

Unit

Power Dissipation (Note 4) @ T

A

= 25

°C P

D

600 mW

Thermal Resistance, Junction to Ambient (Note 4) @ T

A

= 25

°C

R

θJA

208

°C/W

Operating and Storage Temperature Range

T

J

, T

STG

-55 to +150

°C

Notes:

1. No purposefully added lead.
2. Diode’s Inc.’s “Green” policy can be found on our website at http://www.diodes.com/products/lead_free/index.php.
3. Operated under pulse conditions: duty cycle ≤ 20%, pulse width tp ≤ 30ms.

4. Device mounted on FR-4 PCB with minimum recommended pad layout.























Top View

Bottom View

Device Schematic

Pin Out Configuration

1

2

3

6

5

4

1, 2, 5, 6

3

4