beautypg.com

Table 4. control register (read/write) – Rainbow Electronics MAX5661 User Manual

Page 24

background image

MAX5661

Single 16-Bit DAC with Current and Voltage
Outputs for Industrial Analog Output Modules

24

_______________________________________________________________________________________

BIT NAME

DATA

BIT

RESET

STATE

FUNCTION

OUTVON

D15

0

DAC OUTV output enable bit. Set to 1 to enable the OUTV output.

OUTION

D14

0

DAC OUTI output enable bit. Set to 1 to enable the OUTI output.

D13

0

Reserved. Always set to 0.

B/U

D12

0

Voltage-output unipolar/bipolar mode select bit. Set to 0 (default power-up state) to select the
bipolar output range (±10.48V). Set to 1 to select the unipolar output range (0 to +10.48V).

OUTI4/0EN

D11

0

OUTI4/0 enable bit. Set to 0 (default power-up state) to enable the OUTI4/0 hardware input. Set
to 1 to disable the OUTI4/0 hardware input, thereby controlling the current-output range
through software commands.

I4TO20BIT

D10

0

OUTI current range bit. Set to 0 to set the OUTI current range from 0 to 20mA. Set to 1 to set
the OUTI current range from 4–20mA.

CLREN

D9

0

Clear enable bit. Set to 0 to enable the external CLR input. Set to 1 to disable the external CLR
input.

CLRMODE

D8

0

Clear mode bit. Set to 1 and drive the external CLR input low to force the DAC output to the
value stored in the clear register. Set to 0 and drive the external CLR input low to force the DAC
output to 0V in voltage mode or 0mA/4mA depending on output-current mode.

RCLR

D7

0

Remain in clear bit. Set to 1 to remain in the clear state. The RCLR bit determines the steps
required to exit the clear state. See the CLR Input section.

FAULTEN

D6

0

Fault output enable. Set to 1 to enable the FAULT output functionality. Set to 0 to disable the
FAULT output functionality.

CLRFLAGEN

D5

0

C l ear fl ag enab l e. S et to 1 to enab l e the FAU LT outp ut to r ep or t w hen the d evi ce i s i n the cl ear state.

FAULTV

D4

0

Output voltage fault bit (read only). The FAULTV bit is set to 1 when FAULT triggers due to an
OUTV short-circuit condition. The FAULTV bit is a don’t-care bit for control-register write
commands.

FAULTI

D3

0

Output-current fault bit (read only). The FAULTI bit is set to 1 when FAULT triggers due to an
OUTI open-circuit condition. The FAULTI bit is a don’t-care bit for the control register write
commands.

CLEARST

D2

0

C l ear state b i t ( r ead onl y) . The C LE ARS T b i t i s set to 1 w hen CLR i s l ow and C LRE N = 0. The C LRS T
b i t i s a d on’ t- car e b i t for contr ol r eg i ster w r i te com m and s.

X

D1, D0

0

Not used.

Table 4. Control Register (Read/Write)